#4 P.1

RECEIVED
CENTRAL FAX CENTER
MAR 1 9 2007



# FACSIMILE TRANSMITTAL TO THE UNITED STATES PATENT AND TRADEMARK OFFICE

To:		
10:	FACSIMILE No.:	TELEPHONE NO.:
Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Arlington, VA 22313-1450	(571) 273-8300	( ) - 7
ATTENTION:	Examiner:	Internation
3	Art Unit:	m <sub>ternatio</sub> ,
Prom:		TELEPHONE No.:
David Cordeiro, Reg. No. 48	134	(408) 474 - 9057
Re: Serial No.:	10/502,407	
Attorney Docket N	o.: DE02 0024	
ANSMISSION INCLUDES:	ent – 2 pages	32_Pages (including cover sheet)
ice of Abandonment - 1 page		·
ng Package with Transmittal L	etter – 28	
CHD THOU	CATE OF TRANSMISSION I	JNDER 37 CFR 1.8 the Patent and Trademark Office

founded by
PHILIPS

1109 McKay Drive San Jose, CA 95131 408-434-3000

www.nxp.com

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First-Named Inventor: Robert Tolkiehn

Docket No.:

**DE02 0024 US** 

Application No.: 10/502,407 Conf.: 3922

Art Unit:

Date Filed:

07/22/2004

Examiner:

PECEIVE Title: CIRCUIT CONFIGURATION AND METHOD OF GENERATING THE DRIVE SIGNAL OF THE DEFLECTION TRANSISTOR OF A CATHODE RAY TUBE

PETITION TO WITHDRAW ABANDONMENT UNDER MPEP SECTION 711.03(c)

Sir:

Applicant(s) hereby petition to withdraw the holding of abandonment as evidenced by the Notice of Abandonment dated 05/20/2005 (copy attached).

The holding of abandonment is in error for the following reasons.

In response to the Notification of Abandonment, the full U.S. Basic National Fee with authorization to charge to Deposit Account 14-1270, and a Certificate of Mailing, was transmitted by Applicant(s) Attorney on July 22, 2004 (a copy is enclosed).

The holding of abandonment was in error, and Applicant(s) hereby petition for its withdrawal.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The Commissioner is hereby requested and authorized pursuant to 37 CFR §1.136(a)(3), to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time. Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 50-4019

Date:	3	19	07	

Respectfully submitted.

B

David Cordeiro, Reg. No. 48,134

NXP B.V.

1109 McKay Drive, M/S-41SJ San Jose, California 95131

(408) 474-9057

Enclosures:

Copy of Abandonment

Copy of Transmittal Letter authorizing to Charge Deposit Account

Authorization to charge fees to deposit account 50-4019

Page 1 of 1



#### JUITED STATES PATENT AND TRADEMARK OFFICE

Philips IP&S

United States Patent and Trademark Address COMMISSIONER FOR PATENTS Alexandra, Vigina 22313-1450 www.microscope

U.S. APPLICATION NUMBER NO.

FIRST NAMED APPLICANT

ATTY. DOCKET NO.

10/502,407

Robert Tolkichn

DE02 0024 US

PCT/IB02/00183

INTERNATIONAL APPLICATION NO.

LA. FILING DATE

01/22/2003

PRIORITY DATE 02/01/2001

Philips Electronics North America Corporation Intellectual Property & Standard 1109 McKey Drive, M/S41-SJ San Jose, CA 95131

**CONFIRMATION NO. 3922** 

371 ABANDONMENT/TERMINATION LETTER

OC000000016026059\*

Date Mailed: 05/20/2005

## NOTIFICATION OF ABANDONMENT

The United States Patent and Trademark Office in its capacity as a Designated / Elected Office (37 CFR 1.495) has made the following determination:

Applicant has failed to provide the full U.S. Basic National Fee by 30 months (37 CFR 1.495(b)(2)).

Therefore, the above identified application failed to meet the requirements of 35 U.S.C. 371 and 37 CFR 1.495, and is ABANDONED AS TO THE UNITED STATES OF AMERICA.

CHARITTA A BURT

Telephone: (703) 308-9140 EXT 207


FORM PCT/DO/EO/909 (371 Abandonment Notice)

to Revue

PART 1 - ATTORNEY/APPLICANT COPY

•					
Express Mail:	EV508238	700US	Doc	ET NO.:	DE02 0024 US
INT'L FILING DATE:	22 January	2003	DATE	MALED:	722/04
FIRST INVENTOR:	TOLKIEHN		ATTO	RNEY:	SIMO / dlm
		TTLE:			
"Circuit configura	tion and meth			al of the	deflection transistor
		of a cathode ra	ay tube"		
Hems i	isted have been re	ceived in the USPTO or	n the date indicate	d by the st	emp balow.
▼ Transmittal Lette	or ⊠ Cert.	of Malling			
☑ Fees paid by de		•			
PCT Application					
☑ includes spe	cification, 17 cla	aims.& abstract			
2 sheets of Draw			ii. Draftsman		
Preliminary Ame					•
Assignment with			Fees naid		
Declaration & Po			· coo pasa		
IDS with Form P		Copy of 3 o	ited refs.		
Power of Attorne	w to Prosecute		the USPTO	_	
Statement Unde					1111 2 8 2004
		••		70	JUL 2 8 2004
				U)	

Philips IP&S



U.S. DEPARTMENT OF COMMERCE	PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NO.
TRANSMITTAL LETTER TO THE UNITED STATES		DE02 0024 US
DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		U.S. APPLICATION NO. (If known, see 37 CFR 1.5)
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/IB02/00183	22 January 2003	26 January 2002
TITLE OF INVENTION  Circuit configuration and method		deflection transistor of a cathode ray
APPLICANT(S) FOR DO/EO/US	<u>tuha</u>	
	Koninklijke Philips Electronics N.	
Applicant(s) herewith submit to the Unit information:	ed States Designated/Elected Office (DO/E	O/US) the following items and other
1. X This is a FIRST submission of i	items concerning a filing under 35 U.S.C. 3	971.
2. This is a SECOND or SUBSEC	UENT submission of items concerning a f	iling under 35 U.S.C. 37t.
This express request to begin no examination until the expiration.	ational examination procedures (35 U.S.C. n of the applicable time limit set in 35 U.S.	371(f)) at any time rather than delay C. 371(b) and PCT Articles 22 and 39(1).
	onal Preliminary Examination was made by	
5. A copy of the International App	olication as filed (35 U.S.C. 371 (c)(2))	
	(required only if not transmitted by the Int	ternational Bureau).
	y the International Bureau.	,
c. is not required, as the a	application was filed in the United States R	eceiving Office (RO/US).
6. A translation of the Internations	al Application into English (35 U.S.C. 371)	c)(2))
7. Amendments to the claims of the	e International Application under PCT Art	icle 19 (35 U.S.C. 371(c)(3))
	th (required only if not transmitted by the la	
	by the International Bureau.	
	owever, the time limit for making such ame	endments has NOT expired.
d. A have not been made an		
	to the claims under PCT Article 19 (35 U.	S.C. 371 (c)(3)).
9. An oath or declaration of the in-		
10. A translation of the annexes to t 371(c)(5)).	the International Preliminary Examination 1	Report under PCT Article 36 (35 U.S.C.
Items 11. to 16. below concern docu	ment(s) or information included:	•
11. An Information Disclosure State	ement under 37 C.F.R. 1.97 and 1.98.	
12. An assignment document for rea	cording. A separate cover sheet is complia	nce with 37 C.F.R. 3.28 and 3.31 is included.
13. A FIRST preliminary amendme		
A SECOND OR SUBSEQUEN	T preliminary amendment.	
14. A substitute specification.	• • • • • • • • • • • • • • • • • • • •	·
15. A change of power of attorney a	and/or address letter	•
16. Other items or information:		
	cute Application Before the USPTO [PTO/	SB/001
Statement under 37 CFR 3.3		
Authorization Pursuant to 3	7 CFR § 1.136(a)(3) and to Charge Deposit	Account <u>14-1270</u> .
3 Sheet(s) of Drawings		
CERTIFICATE OF MAILING	0	
lenvelope addressed to "Mail 2000 PC1. Comm	ng deposited with the United States Postal Servi issigned by Patents, PO Box 1450, Arlington, V	ce with sufficient postage for first class mail in an
(Date) 7/2/04 (Signato		
(2) gradi	Daniel L. Michalck	

U.S. APPLICATION NO. (If known, see 37 CFR 1.5) INTERNATIONAL FILING NO. ATTORNEY'S DOCKET NUMBER						
PCT/IB02/00183 DE02 0024 US						
	es are submitted: EE (37 C.F.R. 1.492(A)(1)		dilect Line	NO THO WE ONE		
Search Report has been non	pared by the EPO or JPO		}			
International preliminary	xamination fee paid to USPT	O /27 CED 1		0.00		
	y examination fee paid to US			0.00		
but international search	fee paid to USPTO (37 CFR	1.445(a)(2)	. 1.482) <b></b>	0.00		•
Neither international prelim international search fee (	ninary examination fee (37 C. (37 C.F.R. 1.445(a)(2)) paid	F.R.1.482) no to USPTO	r <b></b>			
International preliminary en and all claims satisfied p	camination fee paid to USPTO provisions of PCT Article 33(	O (37 CFR 1.4 2)-(4)	82) <b>\$</b> 9	6.00		
	TE BASIC FEE AMOUN			.00		
months from the earliest cla	imishing the oath or declaration in the control of	ion later than ( . 1.492(e)).	20 30		\$0.00	
CLAIMS	NUMBER FILED	#EXTRA	RATE			
Total Claims	17 - 20 =	D	x \$ 18.00	0	\$0.00	
Independent claims	1-3=	0	x \$ 84.00	0	\$0.00	
MULTIPLE DEPENDENT	CLAIM(S) (if applicable)	0	+ \$280.0	0	\$0.00	
·			LCULATION	is =	\$970.00	
Reductions by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed (Note 37 C.F.R. 1.9, 1.27, 1.28)					\$0.00	
			SUBTOTA		\$970.00	
Processing fee of \$130.00 for months from the earliest cla	or furnishing the English tran imed priority date (37 C.F.R.	slation later the 1.492(f)).	an 20 🗀 3	30 +	\$0.00	
			ATIONAL FE		\$970.00	
Pee for recording the enclos accompanied by an appropri	ed assignment (37 C.F.R. 1.2 iate cover sheet (37 C.F.R. 3.	21(h)). The as 28,3.31). \$40	signment must .00 per proper	t be ty+	\$40.00	
		TOTAL FEE	S ENCLOSE	D =	\$1010.00	
			_		Amount to be Refunded	S
5 <b>7</b> n · −					Charged	\$
Please charge my Dep	osit Account No. 14-1270	(Customer	No. <u>24737</u> ) i	n the a	unount of <b>\$1010</b> .	to cover the
above fees. A duplicate copy of this sheet is enclosed.  The Commissioner is hereby authorized to charge any additional fee, with the exception of the Base Issue Fee, which may be required, or credit any overpayment to Deposit Account No. 14-1270. A duplicate copy of this sheet is enclosed.						
NOTE: Where an ann	renariate time Needs == 3	. 27 O 7 P	10. <u>14-1270</u>	v anb	ucate copy of this	sheet is enclosed.
revive (37 C.E. status.	oropriate time limit under F.R. 1.137(a) or (b)) must	be filed and	granted to	/5 has restor	not been met, re the application	a petition to on to pending
SEND ALL CORRESPO	SEND ALL CORRESPONDENCE TO:					
PHILIPS ELECTRONICS NORTH AMERICA CORPORATION						
Intellectual Property & St		TON .	1/1.	: \	20 00	J
1109 McKay Drive, M/S4		-	Kari	<u>(/) (/)</u> n Sim	ons Reg No 4	5 110
109 McKay Drive, M/\$41-\$J Kevin Simons, Reg. No. 45,110 San Jose, California 95131 Tel.: (408) 474-9075						

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No.

Unassigned

Confirmation No.

Unassigned

**Applicant** 

TOLKIEHN, Robert

Filed TC/A.U. Concurrently Unassigned

Examiner

Unassigned

Docket No.

**DE02 0024 US** 

Customer No.

24738

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

#### PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination please amend the aboveidentified application as follows:

Amendments to the Specification there are no amendments in this paper.

Amendments to the Claims begin on page 2 of this paper.

Remarks/Arguments begin on page 5 of this paper.

Appl. No. Unassigned; Docke. .J. DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

- 8. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in claim 1-any one of elaims 1-to-3, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is constant.
- 9. (CURRENTLY AMENDED) A method as claimed in claim 8, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is 10%.
- 10. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in eny one of claims-1 to 3, claim 1 characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is less than 20% of the entire horizontal modulation. (hmod).
- 11. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1-to 3, claim 1 characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is approximately 7% of the entire horizontal modulation (hmod).
- 12. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1-to 3, claim 1 characterized in that the adjustment of the horizontal modulation (hmod) takes place in two parts (hmod1 and hmod2), wherein the first part (hmod1) is realized in the first delay block (DB1), and the second part (hmod2) is realized in the second phase-locked loop. (PLL2).
- 13. (CURRENTLY AMENDED) A method as claimed in claim 12, characterized in that the first part (hmod1) realizes the larger component of the adjustment of the horizontal modulation (hmod), and the second part (hmod2) realizes the smaller component.

RECEIVED
CENTRAL FAX CENTER

MAR 1 9 2007

Appl. No. Unassigned; Docke. J. D£02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

#### Amendments to the Claims

- 1. (CURRENTLY AMENDED) A circuit configuration for generating the drive signal of the deflection transistor of a cathode ray tube comprising a two-PLL system, characterized in that a delay block (DB1)-is connected between the first and the second phase-locked loop. (PLL1, PLL2).
- 2. (CURRENTLY AMENDED) A circuit configuration as claimed in claim 1, characterized in that the output (HREF) of the first phase-locked loop (PLL1) is connected to the input of the delay block (DB1).
- 3. (CURRENTLY AMENDED) A circuit configuration as claimed in claim 1 or 2, characterized in that the output of the first delay block (DB1) is connected to an input of the second phase-locked loop. (PLL2).
- 4. (CURRENTLY AMENDED) A method of operating a circuit configuration, in particular a circuit configuration as claimed in claims 1 to 3, characterized in that the horizontal modulation (hmod) is a control value for the delay block. (DB1).
- 5. (CURRENTLY AMENDED) A method as claimed in claim 4, characterized in that, together, the constant component (constant component constant component (constant component constant constant
- 6. (CURRENTLY AMENDED) A method as claimed in claim 4-or-5, characterized in that the constant component (const1) of the first phase-locked loop PLL1 is 30%.
- 7. (CURRENTLY AMENDED) A method as claimed in claim 4 any one of elaims 4 to 6, characterized in that the constant component (const2) of the first delay block (DB1) is 80%.

Appl. No. Unassigned; Docket ... DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

- 14. (CURRENTLY AMENDED) A method as claimed in claim 13, characterized in that the first part (hmod1) is 14% and the second part (hmod2) is 1%.
- 15. (CURRENTLY AMENDED) A method as claimed in any one of claims 4 to 14, claim 4 characterized in that the horizontal modulation (hmod) is 15%.
- 16. (CURRENTLY AMENDED) A method as claimed in any one of claims 12 to 15, claim 12 characterized in that the target phase (ZP2) for the first delay block (DB1) lies in a range from 66% to 94%, and the target phase (ZP3) for the second phase-locked loop (PLL2) lies in a range from 9% to 11%.
- 17. (CURRENTLY AMENDED) A method as claimed in any one of claims 4 to 16, claim 4 characterized in that the circuit configuration is implemented digitally.

Appl. No. Unassigned; Docker . . .. DE02 0024US Amdt. dated 08-JUL-04 Preliminary Amendment

#### REMARKS/ARGUMENTS

The foregoing amendment(s) to claim(s) was/were made solely to avoid filing the claim in the multiple dependent form so as to avoid the additional filing fee.

The claim(s) was/were not amended in order to address issues of patentability and Applicant respectfully reserves all rights she may have under the Doctrine of Equivalents. Applicant furthermore reserves her right to reintroduce subject matter deleted herein at a later time during the prosecution of this application or continuing applications.

Please charge any fees other than the issue fee and credit any overpayments to Deposit Account 14-1270.

Respectfully submitted,

By (Curs-) Kevin Simons, Reg. No. 45,110 (408) 474-9075

Correspondence Address:

Intellectual Property & Standards
Philips Electronics North America Corporation
1109 McKay Drivo; Mail Stop SJ41
San Jose, CA 95131 USA

\*24738\*

2473.8

10

15

20

25

1

26.08.2003

Circuit configuration and method of generating the drive signal of the deflection transistor of a cathode ray tube

The invention relates to a circuit configuration for generating the drive signal (HDRV = horizontal drive) for the deflection transistor that drives the oscillating circuit for the horizontal deflection of a cathode ray tube (CRT = cathode ray tube). The horizontal synchronization signal (HSYNC) and the horizontal flyback (HFB) are used as the input signals for the circuit configuration. The horizontal flyback is hereby proportional to the oscillating circuit voltage. Circuit configurations of this kind may be implemented as analog or digital.

The invention relates, in particular, to a circuit configuration that uses two phase-lock loops (PLLs). The first of these phase-lock loops hereby generates an internal, low-interference reference. The second of these phase-lock loops controls the phase angle of the loop "internal reference - horizontal drive (HDRV) - deflection transistor - oscillating circuit and horizontal flyback (HFB)". By contrast with the first control loop, this second control loop follows the dynamic, horizontal modulation, which is visible on the monitor by means of parallelogram setting, for instance. The second control loop has a very much smaller time constant T<sub>10002</sub>. It is known from the described circuit configuration for the generation of the drive signal of a deflection transistor and from other realizations that, in the ideal case, firstly, the horizontal position (hpos = horizontal position) and, secondly, the horizontal modulation (hmod = horizontal modulation) should each have an adjustment range of up to ±15%. A further, third requirement is that the horizontal duty time of the deflection transistor should be up to 60% and its storage time up to 30%. For example, approximately 2 msec storage time corresponds to 30% of the period at 140 kHz sweep frequency. In the known systems, all three of these requirements cannot be fulfilled. The overall coherence of the system means that an improvement of the value for one of the requirements leads to a deterioration of one of the other values.

The conventional circuit configuration for generating the drive signal for the deflection transistor has proved its worth, but the broad adjustment ranges required for the

5

10

15

20

25

30

PHDE020024

2

26.08.2003

horizontal position and the horizontal modulation in deflection transistors having long duty times and storage times cannot be achieved without increasing the back coupling of the second phase-lock loop by one period. This delaying of the reaction time would lead to a deterioration of the control response of the second phase-lock loop, and is generally not acceptable.

It is therefore the object of the invention to specify a circuit configuration which achieves the broad adjustment ranges required for the horizontal position and the horizontal modulation, even for a deflection transistor with a long duty time and storage time, without increasing the delay of the back coupling of the second control loop.

This object is achieved in accordance with the invention in that a first delay block is connected between the output of the first phase-lock loop and the input of the second phase-lock loop. The input signal of the delay block is the horizontal reference, and the output signal is a delayed, second horizontal reference, which is, in turn, an input signal of the second phase-lock loop. Together, the constant component of the first phase-lock loop and the constant component of the first delay block amount to more than 100%. The circuit configuration in accordance with the invention gives rise to a change in the phase measurement of the second phase-lock loop: the phase of the horizontal flyback is now measured against the delayed, second horizontal reference rather than against the single horizontal reference, as with the conventional circuit configuration.

The principle and advantage of the invention is that, for all horizontal positions (hpos) and horizontal modulations (hmod) together, i.e. for the range for hpos+hmod of -30% to +30%, the delayed, second horizontal reference lies between the occurrence of the horizontal flyback (HFB) and the start of the horizontal drive signal (HDRV) for the deflection transistor. This means that, following expiry of the horizontal flyback, the phase measurement can immediately proceed to the generation of the next horizontal drive signal (HDRV), and therefore a minimal delaying of the control loop (minimal loop latency) is achieved. With a required storage time of 60% and a duty time of 30%, it is thereby possible always to undertake phase measurement in the 10% slot remaining. The phase measurement thereby does not restrict the adjustment range of the horizontal modulation (hmod).

One further advantage of the circuit configuration in accordance with the invention is that the phase angle of the signals is always such that the phase detectors in the

3

26.08.2003

two phase-lock loops initially measure the time of occurrence of the horizontal synchronization signal (HSYNC) and the horizontal flyback (HFB), then measure the time of occurrence of the first horizontal reference and the second horizontal reference, and finally produce the difference between these. The phase detectors are simplified as a result, especially in the case of digital implementations.

The invention will be further described with reference to examples of embodiments shown in the drawings, to which, however, the invention is not restricted.

Fig. 1 shows, in sub-figures a) and b), a block circuit diagram 1 of the circuit configuration in accordance with the invention with different control values.

Fig. 2 shows the signal waveform of the horizontal synchronization signal over time.

Fig. 3 shows the signal waveform of the horizontal reference over time. Fig. 4 shows the signal waveform of the second horizontal reference over

Tie 5 shows the signal wavelong of the second norizontal reference ov

Fig. 5 shows the signal waveform of the drive signal over time.

Fig. 6 shows the signal waveform of the horizontal flyback over time.

The signal waveforms in Figs. 2 to 6 represent the steady state.

20

25

30

15

time.

The block diagram 1 of a two-PLL system shown in Fig. 1a) comprises a first phase-lock loop PLL1, a first delay block DB1, a second phase-lock loop PLL2, a second delay block DB2, and an RS flip-flop FF. An output of the first phase-lock loop PLL1 is connected to an input of the first delay block DB1. An output of the first delay block DB1 is connected to an input 2 of the second phase-lock loop PLL2. An output of the second phase-lock loop PLL2 is branched and led to an input S of an RS flip-flop FF and to an input of a second delay block DB2. An output of the second delay block DB2 is connected to an input R of the RS flip-flop FF. The two-PLL system described below is used, in particular, for the horizontal deflection of a cathode ray tube. Interface signals to the remaining system are the horizontal synchronization HSYNC, the drive signal HDRV for the deflection transistor and the horizontal flyback HFB. The drive signal HDRV, which is generated by the circuit configuration in accordance with the invention, switches the deflection transistor on and off.

Δ

26.08.2003

The horizontal flyback HFB represents the position of the electronic ray on the monitor. Control values for the system shown are:

- for the first phase-lock loop PLL1:

as target phase ZP1: the horizontal position hops, plus a constant component const1, which is generated in the first phase-lock loop and, in this embodiment example, is 30%, and

the quasi-static horizontal position, which is preset by the overall system, and is hos  $= \pm 15\%$ , so that ZP1 = 15% to 45%.

- for the delay block DB1:

as target phase ZP2: the dynamic horizontal modulation hmod, plus a constant component const2, which is generated in the first delay block and, in this embodiment example, is 80%, and

the horizontal modulation hmod, which is preset by the overall system, and is  $hmod = \pm 15\%$ , so that ZP2 = 65% to 95%.

15

20

25

- for the second phase-lock loop PLL2:

as target phase ZP3: a constant component const3, which is generated in the second phase-lock loop and, in this embodiment example, is 10%, so that ZP3 also = 10%.

- for the second delay block DB2:

as target phase ZP4: the quasi-static horizontal duty time hduty, which is preset by the overall system, so that ZP4 = hduty = 40% to 60%.

The block diagram 1 shown in Fig. 1b) comprises the same elements as shown in Fig. 1a). The difference consists in the control values for delay block DB1 and the second phase-lock loop PLL2. In this embodiment example, control values for these are as follows:

- for delay block DB1:

as target phase ZP2: the first dynamic horizontal modulation hmod1 plus a constant component const2, which is generated in the first delay block and, in this embodiment example, is 80%, and

the first horizontal modulation hmod1, which is preset by the overall system and is hmod1 =  $\pm 14\%$ , so that ZP2 = 66% to 94%.

of the second phase-lock loop PLL2:

as target phase ZP3: the second horizontal modulation hmod2 plus a constant component const3, which is generated in the second phase-lock loop and, in this embodiment example, is 10%, and

Mar 19 2007 2:15PM

10

15

25

5

26.08.2003

the second horizontal modulation, which is preset by the overall system, and is  $hmod2 = \pm 1\%$ , so that ZP3 = 9% to 11%.

In this embodiment example in accordance with Fig. 1b), adjustment of the horizontal modulation hmod takes place in two parts, hmod1 and hmod2, wherein hmod = hmod1+hmod2. It is preferred that the larger part hmod1 of, for example, +/- 14% is realized in the first delay block DB1, and the smaller part hmod2 of, for example, +/- 1% is realized in the second phase-lock loop PLL2. Owing to the division of the horizontal modulation, values that are especially suited to a digital implementation arise.

Fig. 2 shows the signal waveform of the horizontal synchronization signal HSYNC. A period interval identified as 100% starts and ends with the leading edge of a square-wave signal. The pulse duration is generally less than 25% and the leading edge or the center of the horizontal synchronization signal HSYNC is generally used as the reference point.

Fig. 3 shows the signal waveform of the internal, low-interference, horizontal reference HREF (= horizontal reference). The influence of target phase ZPI of 15% to 45% on the output signal HREF of the first phase-lock loop PLL1 is shown with a dotted line. The square-wave pulse shown with a solid line illustrates the influence of constant component const1 = 30% in the case of hpos = 0%. The square-wave pulses at approximately 15% and approximately 45% show that the boundaries of the adjustment range of horizontal position hpos, which should fulfill the requirements of  $\pm 15\%$ , have been reached, i.e. they are shifted 30% in order that they are only positive.

Fig. 4 shows the signal waveform of the delayed, second horizontal reference HREF2. In the example shown, the component, measured from the input signal HREF of delay block DB1 onwards, is const2 = 80%. This means that, in the case where hpos = 0% and hmod = 0%, viewed over a period interval of 100%, the leading edge of the square-wave signal of the second horizontal reference HREF2 appears at 10% of a period interval after the leading edge of the horizontal synchronization signal. This derives from formula 1:

$$30\% (HREF) + 80\% (HREF2) - 100\% (HSYNC) = 10\% (HFB)$$
 (1)

The maximum influence of the reference input variable hpos = ±15% is

illustrated by the square-wave pulse shown with a dotted line to the right and left of the
square-wave pulse shown with a solid line for hpos = 0%. The maximum effect of reference
input variable hmod = ±15% is shown by the square-wave pulse shown with a dotted line to
the right and left externally. The requirement for hmod can therefore be fulfilled in addition
to the requirements for hpos, both requirements are ±15%.

drive signal HDRV.

Mar 19 2007 2:15PM

5

10

20

25

30

6

26.08.2003

408-474-9081

Fig. 5 shows the signal waveform of the generated drive signal HDRV for the deflection transistor. The solid line shows the maximum pulse duration of 60%. The segments shown with dotted lines represent drive signal HDRV at a maximum pulse duration of 60% for the cases (hpos+hmod) = -30%, -15%, +15% and +30%.

Fig. 6 shows the signal waveform of the horizontal flyback HFB. In the example shown with a solid line, the horizontal flyback is in phase with the horizontal synchronization signal. Horizontal flyback HFB always appears with a delay constituting the storage time after switch-off of the deflection transistor (trailing edge of HDRV). Accordingly, the phase angle of horizontal flyback HFB varies in accordance with that of

In a preferred embodiment of the invention, target phase ZP3 of the second phase-lock loop PLL2 is constant, e.g. 10%, and the horizontal modulation hmod is realized exclusively in target phase ZP2 of delay block DB1.

In a variant for operating the circuit configuration in accordance with the 15 invention, target phase ZP2 for the first delay block DB1 lies in a range comprising the first part hmod1 and a constant component const2, so that ZP2 = hmod1 +80%. For hmod1, ±14% is preferably selected, thereby giving rise to a range from 66% to 94% for target phase ZP2. In addition, with this variant, target phase ZP3 for the second phase-lock loop PLL2 lies in a range formed from the second part and a constant component const3, so that ZP3 = hmod2 + 10%. For hmod2, ±1% is preferably selected, thereby giving rise to a range from 9% to 11% for target phase ZP3. This variant is particularly suited to digital implementation.

The circuit configuration in accordance with the invention generates a second horizontal reference signal HREF2, which, viewed over time, lies between the square-wave signal of the horizontal flyback and the square-wave signal of the drive signal for the deflection transistor for all horizontal positions hpos and horizontal modulations hmod together, i.e. for the range from hpos+hmod = -30% to hpos+hmod = +30%. For long storage times, e.g. TSTORAGE = 30%, of the deflection transistor, and for long duty times, e.g. hduty = 60%, a time of 10% remains for the phase measurement and back coupling of the second phase-lock loop PLL2.

In summary, for the circuit configuration in accordance with the invention with a delay block DB1, a larger range for the horizontal modulation, more duty time and/or more storage time are acceptable for the positioning of the second horizontal reference signal HREF2 between the horizontal flyback HFB and the generated drive signal HDRV as

7

26.08.2003

compared with the prior art, without extending the delay of the back coupling of the phase-lock loop to more than one period interval.

Mar 19 2007 2:16PM

15

20

8

26.08.2003

CLAIMS:

- 1. A circuit configuration for generating the drive signal of the deflection transistor of a cathode ray tube comprising a two-PLL system, characterized in that a delay block (DB1) is connected between the first and the second phase-locked loop (PLL1, PLL2).
- 5 2. A circuit configuration as claimed in claim 1, characterized in that the output (HREF) of the first phase-locked loop (PLL1) is connected to the input of the delay block (DB1).
- 3. A circuit configuration as claimed in claim 1 or 2, characterized in that the output of the first delay block (DB1) is connected to an input of the second phase-locked loop (PLL2).
  - 4. A method of operating a circuit configuration, in particular a circuit configuration as claimed in claims 1 to 3, characterized in that the horizontal modulation (hmod) is a control value for the delay block (DB1).
    - 5. A method as claimed in claim 4, characterized in that, together, the constant component (const1) of the target phase (ZP1) of the first phase-locked loop (PLL1) and the constant component (const2) of the first delay block (DB1) are greater than 100%.
  - 6. A method as claimed in claim 4 or 5, characterized in that the constant component (const1) of the first phase-locked loop PLL1 is 30%.
- 7. A method as claimed in any one of claims 4 to 6, characterized in that the constant component (const2) of the first delay block (DB1) is 80%.
  - 8. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is constant.

9

26.08.2003

- 9. A method as claimed in claim 8, characterized in that the target phase (ZP3) of the second phase-locked loop (PLL2) is 10%.
- 5 10. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is less than 20% of the entire horizontal modulation (hmod).
- 10 11. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the dynamic component of the target phase (ZP3) of the second phase-locked loop (PLL2) is approximately 7% of the entire horizontal modulation (hmod).
- 12. A method of operating a circuit configuration, in particular a circuit configuration as claimed in any one of claims 1 to 3, characterized in that the adjustment of the horizontal modulation (hmod) takes place in two parts (hmod1 and hmod2), wherein the first part (hmod1) is realized in the first delay block (DB1), and the second part (hmod2) is realized in the second phase-locked loop (PLL2).

20

- 13. A method as claimed in claim 12, characterized in that the first part (hmod1) realizes the larger component of the adjustment of the horizontal modulation (hmod), and the second part (hmod2) realizes the smaller component.
- 25 14. A method as claimed in claim 13, characterized in that the first part (hmod1) is 14% and the second part (hmod2) is 1%.
  - 15. A method as claimed in any one of claims 4 to 14, characterized in that the horizontal modulation (hmod) is 15%.

30

16. A method as claimed in any one of claims 12 to 15, characterized in that the target phase (ZP2) for the first delay block (DB1) lies in a range from 66% to 94%, and the target phase (ZP3) for the second phase-locked loop (PLL2) lies in a range from 9% to 11%.

10

26.08.2003

17. A method as claimed in any one of claims 4 to 16, characterized in that the circuit configuration is implemented digitally.

11

26.08.2003

ABSTRACT:

Circuit configuration for generating the drive signal (HDRV) for the deflection transistor that drives the oscillating circuit for the horizontal deflection of a cathode ray tube (CRT). The circuit configuration in accordance with the invention generates a second, horizontal reference signal (HREF2), which, viewed over time, lies between the signal for the horizontal flyback (HFB) and the square-wave signal of the drive signal (HDRV) for the deflection transistor, for all possible horizontal positions (hpos) and horizontal modulations (hmod). Connected between the output of the first phase-lock loop (PLL1) and the input of the second phase-lock loop (PLL2) is a delay block (DB1). In accordance with the invention, the phase measurement of the horizontal flyback (HFB) in relation to the second horizontal reference signal (HREF2) always takes place in the time constituting 10% of a period. For the positioning of the second horizontal reference signal (HREF2), the first delay block (DB1) is, in accordance with the invention, added to the conventional circuit configuration.

Fig. 1a

Approved for use through 11/30/2005, UMB 0631-0/035

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF CONDERCE

Under the Paperwold Reduction Act of 1993, no parsons are required to respond to a collection of information unless it displays a valid OMB control number,

# POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

1 hereby	appoint:	<del></del>	<del></del>			
·	clifonen associated with the Customer Number:		247:	38		
	citioner(s) named below (if more than ten patent pr	actioner	s are to be named,	then a custome	er number must be used):	
	Name ·			Registration	Number	
<b> </b>						
			·		<del></del>	
					·	
any and a	(ii) or agent(s) to represent the undersigned before I patent applications assigned <u>only</u> to the undersigns of its form in accordance with 37 CFR 3.73(b).	the Units ed accord	of States Pateril and ling to the USPTO	Trademark O	flice (USPTO) in connection with ords or essignment documents	
Assignee	Name and Address:	·				
Gro	inklijke Philips Electronics enewoudseweg 1 1 BA Eindhoven, The Netherlar					
may be a authoriz	of this form, together with a statement to to be filed in each application in which completed by one of the practitioners a od to act on behalf of the assignee, and y isto be filed.	h this fo Ippoint	orm is used. T ed in this form	he stateme: if the appo	nt under 37 CFR 3,73(b)	
	The individual whose signature and title is a	RE of Assupplied I	signes of Record below is authorized	to act on bein	If of the assignee	
Name	Matthieu van Kapp		···			
Signature	hayan			Cate	Amilla 2004	
Title	Authorized Representative			Telephone	(914) 333-9600	
This collection of information is required by 37 (374) 1.31 and 1.31. The information is required to obtain or much is benefit by the public which is to Sie (and by the USPTO to process) an application. Confidentially is governed by 38 U.S.C. 122 and 37 CFR 1.14. This evilencian is restricted to take 3 minutes to complete, including perhating, preparing, and authoriting by completed application have to the USPTO. Time will very depreciately upon the individual case. Any comments on the amount of time you require to complete who form another suggestions for reducing this break, should be sent to the Chief Information Office, U.S. Patent and Traderment Office, U.S. Department of Comments P.D. Box 1450, Allerandrics, VA 22313-1450.  ADDRESS. SEND FO: Commissioner for Patents, P.D. Box 1450, Allerandrics, VA 22313-1450.						

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTO/SB/95 (08-03)

Approved for use through 07/31/2006, OMB 0651-0031
U.S. Petent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a valid OMB control number STATEMENT UNDER 37 CFR 3.73(b) Applicant/Patent Owner: Koninklijke Philips Electronics N.V. Application No./Patent No.: Concurrently Filed/Issue Date: Concurrently Entitled: Circuit configuration and method of generating the drive signal of the deflection transistor of a cathode ray tube Koninklijke Philips Electronics N.V. corporation (Name of Assignes) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.) states that it is: 1. It the assignee of the entire right, title, and interest; or 2. an assignee of less than the entire right, title and interest. The extent (by percentage) of its ownership interest is In the patent application/patent identified above by virtue of either: A. [-] An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel , Frame \_\_\_ \_, or for which a copy thereof is attached. OR B. [ ] A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below: 1. From: The document was recorded in the United States Patent and Trademark Office at Reel . Frame , or for which a copy thereof is attached. 2. From: The document was recorded in the United States Patent and Trademark Office at Reel . Frame , or for which a copy thereof is attached. 3. From: The document was recorded in the United States Patent and Trademark Office at , Frame , or for which a copy thereof is attached. [ ] Additional documents in the chain of title are listed on a supplemental sheet. [ ] Copies of assignments or other documents in the chain of title are attached. [NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the USPTO. See MPEP 302.08] The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee. -1122120001 Kevin Simons, Reg. No. 45,110 Date Typed or printed name (408) 474-9075 いっけん Telephone number Signature

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form endoir suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Patent Attorney

Title

If you need assistance in completing the form, call 1-600-PTO-9189 and select option 2.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named Inventor: TOLKIEHN, Robert

Docket No.: DE02 0024 US

PTO Application No.:

Conf.:

Art Unit:

Date Filed:

Examiner:

Title: Circuit configuration and method of generating the drive signal of the deflection

transistor of a cathode ray tube

Mail Stop DD Commissioner for Patents P.O. Box 1450, Alexandria, VA 22313-1450

### TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR §1.97

Sir:

Enclosed in this transmittal is an "Information Disclosure Statement by Applicant" and a copy of each of the documents listed thereon: These documents are considered to be relevant in that they have been cited as an "X" or "Y" document in a foreign Patent Office search report on a foreign counterpart application, a copy of which report is also enclosed.

I hereby certify that these documents were cited in said search report not more than three (3) months prior to the filing of this information disclosure statement.

This disclosure is not an admission that any of these documents is material to or even prior art with respect to the above-referenced application.

The Commissioner is hereby requested and authorized pursuant to 37 CFR §1.136(a)(3), to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time. Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 14-1270.

Date:	11231200	Respectfully submitted,	
		By Clan S.	
		Kevin Simons, Reg. No. 45,110 Philips Electronics North America Corp. 1109 McKay Drive, M/S-41SJ, San Jose, CA 951: (408) 474-9075	31
	I hereby certify the Postal Service with suffi	CERTIFICATE OF MAILING of this correspondence is being deposited with the United States intent postage for first class mail in an exvelope addressed to	

(Signature)

2/3/3-1450" on the date

Documents (rev. 3/03)

"Commissioner for Patents, P.O. Box 1450, Alexandria

indicated below.

	Application Number	
	Filing Date	
INFORMATION DISCLOSURE	First Named Inventor	TOURIEHN, Robert
STATEMENT BY APPLICANT	Art Unit	
	Examiner Name	
	Attorney Docket Number	DE02 0024 US

	U.S. PATENT DOCUMENTS						
Exeminer Initels*	Cite No.	NoKind Code <sup>2</sup> (if known)	Publication Date MM-DD-YYYY		Pages, Columns Lines, Where Relevant Passages or Relevant Figures Appear		
L		US- US 4 951 910	05-27-1986	LAI, STEPHEN, ET AL			
		US-					
		US-					
		US-					
		US-					
		US-					

FOREIGN PATENT DOCUMENTS								
Examiner Initiats*	Cite No.	Document Number (ctry-nokind*, if known)	Publication Date MM-DD-YYYY	Name of Patentae or Applicant of cited document	Pages, Columns Linse, Where Relevant Passages or Relevant Figures Appear			
		DE 42 40 876	06-17-1993	FERNSLER, RONALD E., ET AL.		1		
		EP 0 449 130	10-02-1991	CHRISTOPHER, TODD J.		1		
						T		
						T		
						T		

NON-PATENT LITERATURE DOCUMENTS					
Examiner Initials"	Cite No.	Include name of the author (in capital letters), title of the criticle (when appropriate), bite of the itera (book, magezine, journal- serial, symposium, catalog, etc.), date, page(a), volume-issue number(a), publisher, city and/or country where published.	7		
			T		
			†		
	-		╀		

Examiner		
	Date	Í.
Signature	Cana:	
Og: Easte	Considered	
	(	

Documents (rev. 3/03)

<sup>\*</sup> EXAMINER: Initiat if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

and not considered. Institute copy or this form with inext communication to applicate.

1 Valque diation designation number. 2 See statched Kinds of U.S. Patent Documents. 3 Enter Office that issued the document, by the two-letter code (WPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emparor must precede the size in number of the patent document. 3 Kind of document by the appropriate symbols as indicated on the document under WiPO Standard ST. 16 if possible. 4 Applicant is to place a check mark here if English language Translation is attached.

	IN LEANATIONAL SEARCH A	EPUNI		-
	/00183			
A CLASSI IPC 7	FICATION OF SUBJECT MATTER H04N3/16			
According to	o International Patent Classification (IPC) or to both national disselfice	don and IPC		
-	SEARCHED			
IPC 7	ocumentation searched (decetication system followed by classification HD4N	n symbold		
Decuments	tion sameshed other then minimum documentation to its estant that as	uch documen le asse laci	uched in the pietre so	sarched
	kie beee consuled during the International Search (some of data bea ternal, PAJ, IBM-TDB	se and, where practice	, search teans bacd	)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			<u> </u>
Category -	Citation of document, with indication, where appropriate, of the sele-	svant passages		Relevant to chairs No.
X	DE 42 40 876 A (THOMSON CONSUMER ELECTRONICS) 17 June 1993 (1993-0			1-4,8
A	column 3, line 49 -column 4, line figure 3	•		10-12
X	US 4 591 910 A (LAI STEPHEN H ET 27 May 1986 (1986-05-27)	AL)		1-4,8
A	column 2, line 41-64; figure 1			10-12
X	EP 0 449 130 A (THOMSON CONSUMER ELECTRONICS) 2 October 1991 (1991-10-02)			1-4,8
A	column 1, line 1-7; figure 1	·		1012
A	US 4 968 919 A (OLIYER KIRK D) 6 November 1990 (1990-11-06) column 3, line 44 -column 4, line 4;			1,4,8, 10-12
	figure 3A			
	•			
Furt	in states.			
"Special ca "A" docume consid	melloral Wing date the application but sory tedentying the			
"E" earler of filling d	tained invertion be considered to current is token along			
12. document which may throw doubts on priority clean(s) or which is clear to establish the publication date of sendors retailors or other speed in resum in pic specifical)  "Of document retains to an oral disclosure, use, exhibition or other speed in resum in the specifical or other speed in such pic speed in su				vention step when the ice other such doon—
1204 1 65	tently			
Date of the	ercts report			
Name and n				
	European Patient Office, P.B. 5876 Perferition 2 NL - 220 HV Figwyr Tel. (+31-70) 340-2040, Til. 31 651 690 Nl, Falc. (+31-70) 340-3016	A		

#### INTERNATIONAL SEARCH REPORT

PET WIT	tarrity.	inclubers	•

PCT/IB 03/00183

Patent document died in search report		Publication date		Patent family member(s)	Publication date
DE 4240876	A	17-06-1993	CN	1074320 A ,B	14-07-1993
			DΕ	4240876 A1	17-06-1993
			GB	2262408 A ,B	16-06-1993
			J٢	5308539 A	19-11-1993
			KR	256160 B1	15-05-2000
			บร	5329367 A	12-07-1994
US 4591910	A	27-05-1986	NONE		
EP 0449130	A	02-10-1991	AT	180613 7	15-06-1999
			BR	9101207 A	05-11-1991
			CA	2038780 A1	27-09-1991
			CA	2038780 C	24-10-1995
			CN	1055455 A ,B	16-10-1991
			CS	9100801 A2	12-11-1991
			DE	69131262 D1	01071999
			DE	69131262 T2	23-09-1999
			EP	0449130 A2	02-10-1991
			ES	2131500 T3	01-08-1999
		•	FI	911423 A	27091991
			JP	7079360 A	20-03-1999
•			KR	230155 B1	15-11-1999
			PL	289592 A1	07-10-1991
			SS	73958 A1	18-07-2000
•		•	RU	2108584 C1	10-04-1998
			TR	27621 A	13-06-1995
			ÜŜ	5619276 A	08-04-1997
US 4968919	A	06-11-1990	NONE		

Form PCT/ISA/210 (polant family assoc) (Ady 1998)